1.
Charlamov J. PLL design and investigation in CMOS. MLA [Internet]. 2010Feb.28 [cited 2024Apr.19];2(1):54-8. Available from: https://journals.vilniustech.lt/index.php/MLA/article/view/10070